Contents

Acknowledgements i

Abstract (English/Français) v

List of figures xiii

List of tables xv

1 Introduction 1

1.1 High-Throughput and Efficient Data Lookups 4

1.1.1 Hiding Memory Access Latency 4

1.1.2 Specialized Hardware 6

1.2 Thesis and Dissertation Goals 7

1.3 Asynchronous Memory Access Chaining 7

1.4 On-chip Accelerator for Index Traversals 8

1.5 Memory Subsystem Bottlenecks 9

1.6 Contributions 9

2 Background 13

2.1 DBMS Basics 13

2.2 Pointer-Intensive Data Structures in Database Systems 14

2.2.1 Hash Tables 14

2.2.2 Tree Search 16

Koçberber, Yusuf Onur
Accelerators for data processing
2015

digitalisiert durch
IDS Basel/Bern, im Auftrag der
Schweizerischen Nationalbibliothek

3 AMAC: Asynchronous Memory Access Chaining **19**

3.1 Hiding Memory Access Latency 20

3.1.1 Software Prefetching Techniques for Pointer-Chasing Database Operations 20

3.1.2 Performance Analysis of Software Prefetching 23

3.2 Asynchronous Memory Access Chaining 25

3.2.1 Design Overview 26

3.2.2 Handling Read/Write Dependencies 30

3.3 Methodology 31

3.4 Evaluation 33

3.4.1 Hash Join 33

3.4.2 Scalability Analysis 37

3.4.3 Group-By 39

3.4.4 Tree Search 41

3.5 Discussion 42

3.6 AMAC Summary 43

4 Widx: On-chip Accelerator for Index Traversals **45**

4.1 Profiling Analysis of a Modern DBMS 46

4.2 Database Index Traversal Acceleration 48

4.2.1 Overview 48

4.2.2 First-Order Performance Model 50

4.3 Widx 55

4.3.1 Architecture Overview 55

4.3.2 Programming API 56

4.3.3 Additional Details 57

4.4 Methodology 59

4.5 Evaluation 61

4.5.1 Performance on Hash Join Kernel 62

4.5.2 Case study on MonetDB 64

4.5.3 Area and Energy Efficiency 66
4.6 Discussion 68
4.7 Widx Summary 69

5 Quantifying the Impact of Memory Subsystem on Acceleration **71**
5.1 Quantifying the Overhead 72
5.1.1 Experimental Setup 73
5.2 Data Structure Padding 74
5.3 Virtual Memory Page Size 74
5.4 Miss Status Handling Registers 75
5.5 Throughput Scalability and Bottleneck Analysis 76
5.6 Putting It All Together 78
5.7 Combining Hardware and Software Acceleration 81
5.8 Discussion 83

6 Related Work **85**
6.1 Software and Hardware Prefetching 85
6.2 Hardware-Conscious Algorithms 86
6.3 Decoupled Architectures 86
6.4 Specialized Hardware and Accelerators 87

7 Concluding Remarks **89**
7.1 Future Directions 90

Bibliography **93**

Curriculum Vitae **103**