

Contents

Acknowledgements	i
Abstract (English/Français/Deutsch)	iii
List of figures	xiii
List of tables	xxiii
Acronyms	xxv
1 Introduction	1
1.1 The microelectronic revolution	1
1.2 Evolution of nano-electronics	2
1.3 The scaling problem	3
1.3.1 Challenges in MOSFET scaling	4
1.3.2 Beyond CMOS devices: an alternative ?	6
1.4 Thesis overview	8
2 Tunnel FET	11
2.1 Band to band tunneling	11
2.1.1 Tunneling theory	13
2.2 Overview of Simulation tools available	15
2.2.1 Sentaurus Local Tunneling model	16
2.2.2 Sentaurus Dynamic non-Local Tunneling model	17
2.2.3 Silvaco non-Local Tunneling model	20
2.3 Basic working principle of a TFET	22
2.3.1 Point tunneling Tunnel FET	22
2.3.2 Line tunneling device	26
2.3.3 Temperature dependence	27
2.4 FD-SOI Tunnel FET simulation and fitting to measurements	27
2.4.1 Calibration Methodology	29
2.4.2 Crystal orientation dependent tunneling generation rate	31
2.5 Miller effect	31
2.5.1 Miller effect in Tunnel FETs	33
2.5.2 Proposed new structure to mitigate Miller effect in Tunnel FET	34

2.6	Summary	37
3	Compact modelling of Tunnel FET	39
3.1	Overview	39
3.2	DC model version 1 (non-local)	40
3.2.1	Model Description	40
3.2.2	Model Evaluation	45
3.3	DC model version 2 (local)	48
3.3.1	Model Description	49
3.3.2	Surface potential	49
3.3.3	Tunnelling path estimation	50
3.3.4	Tunneling current calculation	53
3.3.5	Comparison with simulations	53
3.4	Charge model of a DG-TFET	56
3.4.1	CV measurements on FD-SOI TFETs from LETI	57
3.4.2	Suitability of 100-0 (drain/source) charge distribution	57
3.4.3	Description of charge model of a DG-TFET	58
3.4.4	Comparison with TCAD simulation	59
3.5	Verilog-A implementation of full compact model	60
3.5.1	Single stage inverter	62
3.5.2	2-bit half adder	63
3.5.3	15 stage ring oscillator	64
3.6	Model calibration and benchmarking study	65
3.6.1	Description of fabricated devices	67
3.6.2	28nm FDSOI CMOS design kit	67
3.6.3	Calibration with experimental results	68
3.6.4	Device level analog benchmarking	69
3.6.5	Circuit level analog benchmarking	74
3.7	Summary	78
4	Tunnel FETs based Volatile Memories	79
4.1	Why should TFETs be used as a memory	79
4.2	TFET as a volatile memory: Capacitorless memory introduction	81
4.3	FIN-Tunnel FET as 1T/0C DRAM	84
4.3.1	Principle of Operation	85
4.3.2	Proposed Programming Scheme	86
4.3.3	Experimental Results	88
4.3.4	Temperature Dependence	89
4.3.5	Transient Measurements	89
4.4	Doped pocket device simulations	96
4.4.1	Principle of operation	96
4.4.2	DRAM operation	98
4.5	Summary	100

5 Tunnel FET based Non Volatile Memories	101
5.1 Flash Memory	101
5.1.1 Working Principle	102
5.1.2 Floating gate vs. SONOS	104
5.1.3 State of the art	105
5.2 Simulation methodology	107
5.2.1 Vertical p-type TFET architecture	111
5.3 Vertical TFET non-volatile memory device	113
5.3.1 Simulation of memory operation	114
5.3.2 Simulation of Retention characteristics	116
5.4 Fabrication of TFET non-volatile memory	117
5.4.1 Evaluation of gate-oxide stacks	118
5.4.2 Process flow	120
5.4.3 Results obtained	122
5.5 Summary	122
6 Conclusions	127
6.1 Future perspectives	128
A Calculation of parameters in section 2.4	131
B Capacitance measurements	133
B.1 Notes on trans-capacitance measurements in a FET	135
C Pulsed measurement details	137
Bibliography	148
My Publications	149
Curriculum Vitae	151