

# Contents

<b>Acknowledgements</b>	<b>i</b>
<b>Abstract (English)</b>	<b>iii</b>
<b>Zusammenfassung (German)</b>	<b>v</b>
<b>List of figures</b>	<b>xiii</b>
<b>List of tables</b>	<b>xix</b>
<b>I Introduction</b>	<b>1</b>
<b>Introduction</b>	<b>1</b>
1.1 Semiconductor Memory . . . . .	2
1.2 Classification of Memory Hierarchy . . . . .	2
1.2.1 Volatile Memory . . . . .	3
1.2.1.1 Static-RAM . . . . .	3
1.2.1.2 Dynamic-RAM . . . . .	4
1.2.1.3 Applications . . . . .	4
1.2.2 Read-Only Memory . . . . .	4
1.2.2.1 Flash memory . . . . .	5
1.2.3 Need for universal memory . . . . .	6
1.2.3.1 Storage Class Memory (SCM) . . . . .	7
1.3 Emerging non-volatile memory technologies . . . . .	8
1.3.1 Ferroelectric Random Access Memory (FRAM) . . . . .	8
1.3.2 Magneto-resistive Random Access Memory (MRAM) . . . . .	9
1.3.2.1 Spin-Transfer Torque Random Access Memory (STT-RAM) . . . . .	9
1.3.3 Resistive Random Access Memory (RRAM) . . . . .	10
1.3.4 Phase-Change Random Access Memory (PCRAM) . . . . .	12
1.4 Phase-Change Memory Technology . . . . .	13
1.4.1 Concept . . . . .	13
1.4.2 Basic characteristics of PCM . . . . .	14
1.4.3 SET and RESET Operation . . . . .	15
1.4.3.1 Crystallization temperature . . . . .	15
1.4.3.2 Threshold switching voltage . . . . .	15
	<b>vii</b>

1.4.4	Properties of Phase-Change Memory . . . . .	17
1.4.5	Comparison of PCM properties with those of other memory technologies	18
1.4.5.1	PCM vs. Flash storage . . . . .	19
1.4.5.2	PCM vs. DRAM . . . . .	21
1.4.5.3	PCM as Storage Class Memory . . . . .	21
1.5	Multi-level cell (MLC) storage in PCM . . . . .	22
1.5.1	Factors limiting reliable MLC operation in PCM . . . . .	22
1.6	Research focus area : State of the art . . . . .	22
1.6.1	Modeling of PCM devices . . . . .	22
1.6.2	Reliability of MLC PCM . . . . .	23
1.7	Thesis Goal . . . . .	24
1.8	Summary of contributions in this thesis . . . . .	25
1.9	Thesis Organization . . . . .	26
<b>2</b>	<b>Finite-element method based modeling of Phase-Change Memory devices</b>	<b>29</b>
2.1	Semiconductor device modeling . . . . .	31
2.1.1	Numerical techniques . . . . .	31
2.1.2	Finite-difference method (FDM) . . . . .	31
2.1.3	Finite-element method (FEM) . . . . .	34
2.2	Modeling of PCM devices . . . . .	35
2.2.1	Finite-Element Modeling using COMSOL Multiphysics . . . . .	35
2.3	Thermoelectric model . . . . .	36
2.3.1	Theory . . . . .	36
2.3.1.1	Thermal system . . . . .	36
2.3.1.2	Electrical system . . . . .	37
2.3.1.3	Thermoelectric effects . . . . .	39
2.3.1.4	Interface thermoelectric effects . . . . .	43
2.4	Simulation approach . . . . .	45
2.4.1	Geometry . . . . .	45
2.4.2	COMSOL implementation . . . . .	45
2.4.2.1	Electrical model . . . . .	45
2.4.2.2	Thermal model . . . . .	46
2.4.2.3	Thermoelectric components . . . . .	46
2.4.3	Boundary conditions . . . . .	46
2.4.3.1	Electrical boundary conditions . . . . .	47
2.4.3.2	Thermal boundary conditions . . . . .	47
2.4.3.3	Interface resistances . . . . .	49
2.4.4	Programming and Read model . . . . .	50
2.5	Material properties . . . . .	51
2.5.1	Electrical Conductivity . . . . .	51
2.5.1.1	Poole–Frenkel conduction model . . . . .	51
2.5.2	Thermal conductivity . . . . .	54

2.5.3	Seebeck coefficient . . . . .	55
2.5.4	Interface resistance . . . . .	56
2.5.4.1	Thermal boundary resistance . . . . .	56
2.5.4.2	Electrical contact resistance . . . . .	58
2.5.5	Properties of Titanium nitride (TiN) . . . . .	58
2.5.6	Properties of Silicon-di-oxide (SiO <sub>2</sub> ) . . . . .	58
2.6	Summary . . . . .	59
<b>3</b>	<b>Thermoelectric model validation and novel device design</b>	<b>61</b>
3.1	Characterization platform . . . . .	62
3.2	Device characteristics . . . . .	63
3.2.1	Model simulation . . . . .	63
3.2.2	Temperature distribution . . . . .	63
3.2.2.1	TBR influence on temperature distribution . . . . .	65
3.2.3	Thermoelectric heating components . . . . .	65
3.2.4	Programming <i>I-V</i> characteristics . . . . .	66
3.2.5	Resistance vs. programming power . . . . .	67
3.2.6	Experimental measurements . . . . .	68
3.3	Impact of bias-polarity on device operation . . . . .	69
3.4	Influence of Material properties on device operation . . . . .	72
3.4.1	Thermal conductivity influence . . . . .	72
3.4.2	Influence of electrical conductivity . . . . .	73
3.4.3	impact of thermal boundary resistance . . . . .	73
3.5	Thermal disturbance in phase-change memory arrays . . . . .	75
3.5.1	Electro-thermal model for the analysis of thermal disturbance . . . . .	77
3.5.2	Confined-cell topology - case study . . . . .	78
3.5.2.1	FEM vs CETM simulations . . . . .	79
3.5.3	Scaling study . . . . .	79
3.5.4	Advantages and limitations . . . . .	80
3.6	Novel device design using thermoelectrics . . . . .	81
3.6.1	Thermal confinement using thermoelectrics . . . . .	82
3.6.1.1	Characteristics of the proposed device . . . . .	83
3.6.1.2	Impact on thermal disturb . . . . .	84
3.6.2	MLC capability using thermoelectrics . . . . .	84
3.7	Summary . . . . .	87
<b>4</b>	<b>Multilevel-Cell Phase-Change</b>	
	<b>Memory: Circuit architectures</b>	<b>89</b>
4.1	Multilevel Cell storage . . . . .	90
4.2	Factors limiting MLC operation in PCM . . . . .	91
4.2.1	Resistance Drift . . . . .	92
4.2.1.1	Temperature dependence . . . . .	93
4.2.2	Variability . . . . .	93

4.2.3	Intrinsic PCM noise . . . . .	96
4.3	Enabling Multiple-Level Cells in PCM . . . . .	96
4.3.1	Materials and fabrication process . . . . .	96
4.3.2	Iterative programming scheme for MLC . . . . .	97
4.3.3	Readout metrics for MLC PCM . . . . .	99
4.3.3.1	Resistance ( $R$ )-Metric . . . . .	100
4.3.3.2	Drift-Tolerant $M$ -Metric . . . . .	101
4.3.3.3	Enhanced ( $e$ ) $M$ -Metric . . . . .	103
4.3.4	Drift-Tolerant Detection and Coding . . . . .	105
4.3.4.1	Drift-Tolerant Detection . . . . .	105
4.3.4.2	Drift-Tolerant coding . . . . .	107
4.4	Circuit architectures for MLC Programming . . . . .	107
4.4.1	Signed-error iterative programming architecture . . . . .	107
4.5	Circuit architecture for MLC Readout . . . . .	110
4.5.1	$R$ -metric Extraction . . . . .	110
4.5.1.1	ADC readout architecture . . . . .	111
4.5.2	$M$ -metric Extraction . . . . .	112
4.5.2.1	Direct current-biasing for $M$ -metric extraction . . . . .	112
4.5.2.2	Proposed architecture for $M$ -metric extraction . . . . .	112
4.5.2.3	CMOS implementation of the proposed architecture for $M$ -metric extraction . . . . .	115
4.5.2.4	Experimental measurements . . . . .	119
4.5.3	$eM$ -Metric extraction . . . . .	121
4.6	Summary . . . . .	122
<b>5</b>	<b>Reliability and data retention analysis in MLC PCM</b>	<b>125</b>
5.1	Reliability concerns in MLC PCM . . . . .	126
5.1.1	Endurance cycling . . . . .	126
5.1.2	Data retention . . . . .	127
5.1.2.1	Resistance drift . . . . .	128
5.1.3	Thermal or program disturb . . . . .	128
5.1.4	Read disturb . . . . .	129
5.2	Experimental Characterization of MLC PCM . . . . .	129
5.2.1	Characterization Platform . . . . .	129
5.2.2	Experimental Procedure . . . . .	132
5.3	Impact of endurance cycling on MLC performance . . . . .	133
5.3.1	Evolution of the $eM$ - $I$ Programming Curve . . . . .	135
5.3.2	$eM$ -metric evolution . . . . .	135
5.4	MLC Reliability and data retention analysis . . . . .	136
5.4.1	MLC Storage operation (2 bits/cell) . . . . .	136
5.4.2	Influence of Temperature . . . . .	138
5.4.3	MLC data Retention analysis . . . . .	138

5.4.3.1 BER Performance . . . . .	141
5.5 Triple-level cell (TLC) storage in PCM . . . . .	143
5.5.1 Feasibility of 3 bits/cell (TLC) programming . . . . .	143
5.5.2 <i>eM</i> -metric evolution with endurance cycling . . . . .	144
5.5.3 TLC data retention analysis . . . . .	145
5.5.4 BER performance . . . . .	148
5.6 Summary . . . . .	149
<b>6 Conclusion and future work</b>	<b>151</b>
6.1 Summary of Achievements . . . . .	151
6.2 Summary of contributions in this thesis . . . . .	154
6.3 Impact of this Research . . . . .	155
6.4 Future Work . . . . .	156
<b>Bibliography</b>	<b>159</b>
<b>Curriculum Vitae</b>	<b>173</b>