

Contents

Acknowledgements	v
Abstract (English/Français)	vii
Introduction	1
1 Smart Power ICs and Technologies	7
1.1 Introduction	7
1.2 Smart Power ICs	7
1.3 Smart Power Technologies	9
1.3.1 Vertical Bulk Technologies	9
1.3.2 Lateral Bulk Technologies	9
1.3.3 Silicon-On-Insulator (SOI) and Deep Trench Isolation (DTI) Technologies	11
1.4 Substrate Parasitic Structures	11
1.5 Technology Choice and Challenges	12
1.6 Conclusions	13
2 Substrate Current Analysis in Smart Power ICs	15
2.1 Introduction	15
2.2 Causes of Substrate Currents in Smart Power ICs	15
2.3 Driving an Inductive Load	16
2.3.1 Inductor Storage and Decay Phases	17
2.3.2 Controlling Decay Phase in Low-Side and High-Side Switch Configurations	18
2.3.3 Controlling Decay Phase in Half and Full H-Bridge Configurations	24
2.4 EMC Requirements for Automotive ICs	28
2.4.1 Transient Pulses	29
2.4.2 Direct Power Injection	31
2.4.3 IC Electromagnetic Emissions	32
2.4.4 Failure Tests According to the ISO 16750-2	32
2.4.5 High Electrostatic Discharge (ESD) Standards	33
2.4.6 Summary	34
2.5 Effects of Substrate Currents	34
2.5.1 Global Effects	35
2.5.2 Local Effects on Circuits and Devices	37

2.6	Conclusions	40
3	Limitations of Existing CAD Tools with Respect to Substrate Currents	41
3.1	Introduction	41
3.2	Existing Smart Power ICs Design Flow	41
3.2.1	Circuit Schematic and Layout	43
3.2.2	Layout Parasitic Extraction	43
3.2.3	TCAD Based Substrate Parasitic Simulation	44
3.3	Conclusions	45
4	Substrate Model with BJTs	47
4.1	Introduction	47
4.2	Standard NPN Transistor	47
4.3	Parasitic NPN Transistor	48
4.4	Substrate Distributed Model Approach	50
4.5	Model Application	51
4.6	Physical Equations for the Diffusion Resistor	52
4.6.1	One-dimensional Problem	52
4.6.2	Three-dimensional Problem	55
4.7	Electrical Circuit for the Minority Carrier Diffusion Current	56
4.7.1	Electrical Circuit in 1D	56
4.7.2	Electrical Circuit in 3D	57
4.8	Electrical Circuit for Total Substrate Current	59
4.8.1	Equivalent Circuit in 1D	59
4.8.2	Equivalent Circuit in 3D	60
4.9	TCAD Model Validation	61
4.9.1	Simulations in 1D	61
4.9.2	Simulations in 3D	62
4.10	Conclusion	63
5	Tool for Extraction and Simulation of Substrate Currents	65
5.1	Introduction	65
5.2	Substrate Extraction Flow	65
5.3	Technology Reduction	66
5.3.1	Parasitic Device Identification	67
5.3.2	Parasitic Device Reduction	69
5.4	Substrate Mesh Generation	70
5.4.1	Layout Area Selection	71
5.4.2	Layout Layers Lists for Meshing	72
5.4.3	Two-Dimensional Surface Meshing	72
5.4.4	Three-Dimensional Meshing	74
5.5	Substrate Netlist Extraction for Spice Simulation	74
5.5.1	3D Substrate Netlist	75

5.5.2	Schematic and Substrate Model Back Annotation	76
5.6	Implementation in Cadence Virtuoso Layout Editor	76
5.6.1	User Interface	77
5.6.2	Visualization of Results	77
5.7	Substrate Current vs Grid Resolution	78
5.8	Conclusions	79
6	Validation and Application	81
6.1	Introduction	81
6.2	Test Chip Description	82
6.3	Test Chip Measurements	82
6.4	Basic n-wells	83
6.4.1	Lateral NPN: Single Collector	84
6.4.2	Lateral NPN: Double Collector	84
6.4.3	Lateral NPN: Double Emitter	85
6.5	Half-Bridge Configuration	86
6.5.1	Lateral NPN	89
6.6	Full H-Bridge Configuration	90
6.6.1	OUTA Below Ground	92
6.6.2	OUTA Above Supply	93
6.7	Rotor Excitation Driver	94
6.7.1	Simulations and Validation of Driver Power-up	96
6.8	Conclusions	99
7	Layout Optimization for Minimal Parasitic Couplings	101
7.1	Introduction	101
7.2	Preliminary Substrate Simulations	102
7.3	Substrate Currents Analysis Flow	103
7.3.1	Injector Sources Identification	103
7.3.2	Layout Substrate Extraction	104
7.3.3	SPICE Simulation	104
7.4	NDMOS and PDMOS Reverse Currents: Simulation and Optimization	105
7.4.1	Low-side NDMOS: Minority Carriers Injection	105
7.4.2	High-side PDMOS: Majority Carriers Injection	110
7.5	H-Bridge Layout Implementation	113
7.5.1	Low-side NDMOS: Coupling with ESD protection	115
7.6	Conclusions	116
8	Protection Strategies	117
8.1	Introduction	117
8.2	Guard Rings as Protection	118
8.2.1	Passive Guard Rings	118
8.2.2	Active Guard Rings	119

8.3	Guard Ring Design and Characterization	120
8.4	Vertical PNP: Passive Guard Ring	121
8.5	Lateral NPN: Passive Guard Ring	122
8.5.1	Distance Effect: Two N-wells Coupling Simulation	123
8.5.2	N-well Guard Ring: Three N-wells Coupling Simulations	124
8.5.3	Test Structure Electrical Measurements	124
8.6	Comparative Study of Different Protection Strategies	127
8.6.1	Passive Rings: Biasing Configuration	129
8.6.2	Single MAAP and NFA Active Guard Rings	132
8.6.3	Double MAAP and NFA Active Guard Rings	135
8.6.4	Combined MAAP and NFA Active Guard Rings	137
8.6.5	Protection Performance with Equal Width	139
8.7	Conclusions	140
9	Conclusions	141
9.1	Summary of Results	141
9.1.1	3-D Substrate Extraction for SPICE Simulation of Parasitic Currents	141
9.1.2	Substrate Current Analysis for Layout Optimization of Smart Power ICs	142
9.1.3	Design and Simulation of Protection Structures in Smart Power ICs	142
9.2	Perspective for Future Developments	142
9.2.1	Improvement of the Extraction Algorithm	142
9.2.2	Validation for Bipolar CMOS and DMOS (BCD) Technologies	143
9.2.3	Validation of Active Protections	143
	Bibliography	153
	Curriculum Vitae	159