

Contents

Acknowledgements	v
Abstract (English/Français)	vii
Acronyms	xi
Units of measurements	xiii
SI decimal prefixes	xv
Physical constants	xvii
List of figures	xxi
List of tables	xxvi
1 Introduction	1
1.1 CMOS scaling and MOSFET limitations	2
1.2 Concept of ideal switch	8
1.3 Small swing switches	9
1.3.1 Impact Ionization MOSFETs	10
1.3.2 Tunneling Field-Effect Transistors	11
1.3.3 Nano ElectroMechanical Field-Effect Transistors	13
1.3.4 Ferroelectric Field-Effect Transistors	14
1.4 Ferroelectric materials	15
1.4.1 History	15
1.4.2 Ferroelectricity	16
1.4.3 Landau's theory	18
1.5 Negative Capacitance MOSFETs	21
1.6 Ferroelectric materials comparison	22
1.6.1 Lead Zirconate Titanate (PZT)	24
1.6.2 Silicon-doped HfO ₂	25
1.7 Thesis overview	26
1.8 Summary	28

2	Theory of Negative Capacitance Transistors	29
2.1	Condition to obtain Negative Capacitance in FeFETs	30
2.1.1	Theory	30
2.1.2	Experimental verification	36
2.2	Capacitance matching condition	39
2.2.1	Theory	39
2.2.2	Simulation method and device structure	42
2.2.3	UTBB FDSOI NC-FET	45
2.2.4	Double Gate NC-FET	50
2.3	Summary	53
3	Negative Capacitance MOSFETs	55
3.1	Negative Capacitance as performance booster of CMOS	56
3.2	Ferroelectric materials	59
3.2.1	Pb(Zr,Ti)O ₃	59
3.2.2	Silicon-doped HfO ₂	61
3.2.3	Training procedure of ferroelectrics	66
3.3	Capacitance matching and hysteresis tuning	67
3.4	Large hysteresis NC-FETs	68
3.4.1	p-type NC-FET	69
3.4.2	n-type NC-FET	71
3.5	Low hysteresis NC-FETs	74
3.5.1	n-type NC-FET	74
3.5.2	p-type NC-FET	76
3.6	Hysteresis-free NC-FET	78
3.7	Design considerations of ferroelectric properties for Negative Capacitance MOSFETs	82
3.7.1	PZT-based NC-FET	83
3.7.2	Si:HfO ₂ -based NC-FET	83
3.8	Summary	86
4	Negative Capacitance Tunneling Field-Effect Transistors	87
4.1	Negative Capacitance as performance booster of Tunnel FETs	88
4.2	Predictive simulations	91
4.3	Experimental demonstration of NC-TFETs	92
4.4	Silicon nanowire array NC-TFETs	93
4.4.1	Results and discussions	95
4.5	InAs/InGaAsSb/GaSb nanowire NC-TFETs	98
4.5.1	Baseline TFET	99
4.5.2	Nanowire growth	99
4.5.3	Detailed of the fabrication process of TFETs	101
4.5.4	PZT-based NC-TFET	102
4.5.5	Si:HfO ₂ -based NC-TFET	106

4.5.6	Current normalization	113
4.6	InGaAs planar NC-TFETs	113
4.6.1	InGaAs planar TFETs	115
4.6.2	Single crystalline PZT as ferroelectric	115
4.6.3	InGaAs planar NC-TFET with a sub-30 mV hysteresis	116
4.6.4	Near Hysteresis-free (sub-10 mV) InGaAs planar NC-TFET	120
4.7	Summary	121
5	Ferroelectric Tunnel FET as Low Power non-Volatile Memory	125
5.1	Device modeling	127
5.1.1	Approach and definitions	127
5.1.2	Model	128
5.1.3	Dipole polarization	132
5.1.4	Numerical analysis technique	132
5.2	Memory window	135
5.2.1	Ferroelectric material	135
5.2.2	Buffer layer	136
5.2.3	Ferroelectric thickness	138
5.3	Highly scaled FeTFET	139
5.4	Summary	140
6	Conclusions and Perspectives	141
6.1	Conclusions	142
6.1.1	Negative capacitance matching condition	142
6.1.2	Experimental demonstration of hysteretic and non-hysteretic NC-FETs	142
6.1.3	Experimental demonstration of hysteretic and non-hysteretic NC-TFETs	143
6.1.4	Comparison between silicon doped HfO ₂ and Pb(Zr,Ti)O ₃	143
6.1.5	Ferroelectric TFET as low power nonvolatile memory	143
6.2	Perspectives	144
6.2.1	Fabrication challenges	144
6.2.2	Modeling of Negative Capacitance effect	144
6.2.3	Frequency measurements	144
6.2.4	Negative Capacitance FET as 1T memory cell	144
A	Appendix: Silicon-doped HfO₂ Runcard	145
	Bibliography	147
	Curriculum Vitae	163