

# Contents

<b>Acknowledgements</b>	<b>v</b>
<b>Abstract / Sommario</b>	<b>vii</b>
<b>List of Figures</b>	<b>xv</b>
<b>List of Tables</b>	<b>xix</b>
<b>List of Acronyms</b>	<b>xxi</b>
<b>1 Introduction</b>	<b>1</b>
1.1 Thesis Motivation . . . . .	3
1.2 Novel Materials and Devices for Future Electronic Systems . . . . .	4
1.3 Multiple-Independent-Gate FETs . . . . .	7
1.4 Thesis Objectives and Achievements . . . . .	8
1.5 Thesis Organization . . . . .	9
<b>2 TMDCs for 2D Electronics</b>	<b>11</b>
2.1 Material Properties . . . . .	11
2.2 Synthesis and transfer of 2D TMDCs . . . . .	13
2.3 Experimental State-of-the-Art in 2D Electronics . . . . .	15
2.4 Value of Ambipolarity . . . . .	19
<b>3 Multiple Independent Gate Devices</b>	<b>21</b>
3.1 Multiple-Independent-Gate Silicon Nanowires Transistors . . . . .	22
3.1.1 Polarity Control . . . . .	23
3.1.2 Sub-Threshold Slope Control . . . . .	26

3.1.3	Threshold Voltage Control . . . . .	28
3.2	Novel Materials for Polarity-Controllable Devices . . . . .	30
3.2.1	Germanium Nanowires . . . . .	30
3.2.2	Carbon Nanotubes . . . . .	31
3.2.3	Graphene . . . . .	34
3.3	Circuit-Level Opportunities . . . . .	34
3.4	Summary . . . . .	39
<b>4</b>	<b>Polarity-Controllable WSe<sub>2</sub> FETs</b>	<b>41</b>
4.1	Fabrication Process . . . . .	42
4.2	Achieving Ambipolarity . . . . .	46
4.3	Demonstration of Polarity-Controllable Behavior . . . . .	47
4.4	Summary . . . . .	52
<b>5</b>	<b>Doping-Free WSe<sub>2</sub> Logic Gates</b>	<b>55</b>
5.1	Fabrication of Logic Gates . . . . .	56
5.1.1	Design Regularity . . . . .	56
5.2	Device Characterization . . . . .	58
5.2.1	Physical Characterization . . . . .	58
5.2.2	Switching Properties . . . . .	59
5.3	Demonstration of Logic Gates . . . . .	62
5.3.1	Inverter . . . . .	63
5.3.2	Two-Input Logic Gates . . . . .	64
5.3.3	Three-Input Logic Gates . . . . .	66
5.4	Summary . . . . .	67
<b>6</b>	<b>Scaled Devices and Logic Gates Simulations</b>	<b>69</b>
6.1	Quantum Mechanical Simulations . . . . .	70
6.1.1	Methodology . . . . .	70
6.1.2	Simulated Transfer Characteristics for 2D-WSe <sub>2</sub> . . . . .	72
6.1.3	Analysis and Comparison of Transfer Characteristics . . . . .	73
6.1.4	Simulated Transfer Characteristics for Reduced Band-Gap MX <sub>2</sub> . . . . .	77

6.2	TCAD Simulations . . . . .	78
6.2.1	Fit with Quantum Simulation . . . . .	78
6.2.2	Optimized Device Structure and Switching Characteristics . . . . .	80
6.2.3	Detailed Analysis of Transfer Characteristics for a XOR gate . . . . .	82
6.2.4	Logic Gates Simulations . . . . .	86
6.3	Summary . . . . .	88
<b>7</b>	<b>Conclusions and Future Perspectives</b>	<b>93</b>
7.1	Overview of Thesis contribution . . . . .	94
7.2	Future Research . . . . .	95
<b>A</b>	<b>Cleaning Procedures and Characterization</b>	<b>97</b>
<b>B</b>	<b>Contact Annealing</b>	<b>101</b>
<b>C</b>	<b>Effect of Oxide Encapsulation</b>	<b>103</b>
	<b>Bibliography</b>	<b>107</b>
	<b>Curriculum Vitae</b>	<b>127</b>